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Abstract—The conventional CMOS fabrication process can
be either a dual-well technology or a triple-well technology.
Triple-well technology has been shown to be superior to dual-
well technology in terms of electrical performance. However, for
advanced deep-sub-micron technologies, reliability concerns over
soft errors require a thorough investigation of these technologies.
This work presents a comparative analysis of charge-collection
mechanisms due to single events caused by ionizing particles
in 65 nm dual- and triple-well technologies. Primary factors
affecting the charge-collection mechanisms for a wide range of
particle energies are investigated for SRAM circuits to show that
triple-well technologies are more vulnerable at low LET particles
while dual-well technologies are more vulnerable for high LET
particles.
Index Terms—Multi-node Charge Collection, Pulse-width, Sin-
gle Event Charge Collection, Single Event Upset, Soft Error,
SRAM, TCAD, Triple-well.
I. INTRODUCTION
ATRIPLE-WELL CMOS process comprises p-wells thatare contained in n-wells buried in a p-substrate (Figure
1). The NMOS devices are built in these p-wells. For advanced
deep-sub-micron technologies, one of the major reliability
issues is soft errors. International Technology Roadmap for
Semiconductors (ITRS) has identified Failure-in-Time (FIT)
rates for soft errors to be more than the FIT rates of all other
failure mechanisms. As a result, it is imperative to understand
the effects of each technology generation and process on soft-
error rates for a given circuit.
With the heavy data storage requirements for every applica-
tion, soft errors in SRAM circuits have been a major concern
for all computing systems. There have been conflicting reports
about the single-event-induced soft-error rates in triple-well
technologies. Burnett et al. showed that the use of a triple-well
technology resulted in a reduction in alpha-particle-induced
soft error rate (SER) in 0.5-µm BiCMOS technology [1].
Puchner et al. showed that using a triple-well increases the
FIT rate for alpha testing in a 0.15-µm CMOS technology [2].
Roy et al. showed that use of a triple-well technology results
in greater transient pulse-widths in 90-nm inverter circuits [3].
Combinational-logic circuits developed in a 65-nm technology
showed a similar trend [4]. These results were obtained using
separated transistors so that only a single transistor collected
charge due to a single-event hit. However, with greater packing
density at advanced technology nodes, multiple node charge
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Fig. 1. Structure showing NMOSFET in (a) triple-well and (b) dual-well of
an SRAM circuit. (Figures not in scale)
collection becomes important. Ahlbin et al. showed that for
90-nm and 130-nm technologies, single event transient pulse-
widths for combinational logic may decrease with higher
particle LETs [5] because of multiple node charge collection,
thereby reducing the soft error rate. All these inconsistent
results have shown the need to carry out a comparative
analysis of dual-and triple-well technologies using Technology
Computer-Aided Design (TCAD) simulations to understand
the mechanisms behind soft errors. It is generally believed
that dual-well technologies show lower soft-error rates. In this
work, a comparative analysis of dual-well and triple-well 65-
nm technologies is carried out to show that under certain
design constraints, triple-well technologies may yield better
soft-error rates. The results of TCAD simulations are reported
over a wide range of incident-particle Linear Energy Transfer
(LET) values. TCAD simulations on SRAMs are used to show
that dual-well technologies show lower soft-error rates for low
LET particles, while triple-well technologies show lower soft-
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error rates for high LET particles.
II. CHARGE DEPOSITION AND COLLECTION
When an energetic nuclear particle strikes a semiconductor
material, it loses its energy through Rutherford scattering
(Coulombic interactions) with the semiconductor lattice struc-
ture. Through predominately Compton interactions with the
nuclei of the crystalline structure, the particle slows down
inside the semiconductor and transfers energy to the lattice
and leaves an ionization trail of free electron-hole pairs.
This creates mobile charge carriers which were electrically
nonexistent before the radiation event. Within an integrated
circuit structure, these excess carriers may come under the
influence of an electric field leading to current transients
across device junctions and voltage transients on the circuit
nodes. These current and voltage transients may cause loss
of data stored in storage cells, such as latches or SRAM
cells, resulting in Single-event soft errors (due to single-event
upsets, SEUS) and multiple-bit soft errors (due to multiple-bit
upsets, MBUS). These errors are called soft errors because
the functionality of the storage cell is not affected. At the
next clock cycle (or at the next write cycle at that address
in SRAM), the cells accept new data and function normally
without any permanent damage [6].
Charge deposition in a bulk semiconductor region has no
major consequence as it eventually recombines. If, however,
that charge is deposited in or near a p-n junction, the electrons
and holes will be separated under the influence of an electric
field, leading to charge flow and a photocurrent generation.
There are several mechanisms for charge collection and con-
duction process mainly depletion-region drift collection and
diffusion collection [6].
Figure 2 shows an ion penetrating the depletion region of
a p-n junction. The built-in electric field causes electrons to
be swept to the n-region and holes to the p-region. The time
period of transient is very short as drift motion is limited by
the saturation velocity of the carriers, which for electrons in
silicon is approximately 1X107 cm/sec.
Fig. 2. Depletion region drift collection from an ion-strike
Charge generated within the diffusion length of a junction,
diffuses to the junction and can be swept across the depletion
region, leading to another current mechanism. As shown in
Fig. 3, this collecting node maybe the hit junction itself or an
unperturbed neighboring region. Diffusion is a much slower
process, so this current component is delayed with respect to
tie field-assisted collection current. Typical time domains are
nanoseconds for diffusion collection.
Fig. 3. Diffusion of charge to neighboring nodes [6]
The differences in mechanisms related to charge collection
and removal in both the technologies are discussed below.
• Charge Collection Mechanisms in Dual Well and Triple
well devices [3]:
The major difference between dual-well and triple-well
technologies arises due to the presence of deep n-well structure
in triple-well devices. The differences in collected charge
for these technologies is affected by the amount of charge
collected by a p-well, amount of charge injected by a source
region, presence or absence of parasitic bipolar transistors,
and the charge removal through p-well contact. Each of these
mechanisms is briefly discussed for both the technologies
below. Fig 4 shows a summary of the charge collection
mechanism in triple-well technology.
Charge Collection in the p-wellIn dual-well technology, when a strike occurs, the
electrons generated in the p-well are collected by
the source and drain of the NMOSFET. The holes
are removed from the well by the p-well contact.
The majority of the holes generated by the strike
get distributed over the well and the substrate. Thus,
there is just a slight increase in the p-well potential.
In the case of a triple well technology, the electrons
generated in the p-well due to the ion strike are
collected by the n-well. The electric field in the p-
well/n-well depletion region confines the holes to the
p-well. This causes a large potential increase in the
well, which is much greater than the p-well potential
rise in dual-well.
Electron Injection from the SourceThe sources of NMO FETs in both the technologies
are tied to the ground potential. The large potential
perturbation in the p-well in a triple-well technology
due to an ion hit, forward biases the p-wellsource
junction of the NMOSFET. Thus the electric field
at this junction injects electrons from the source of
the NMOSFET into the p-well. In the dual well,
the sourcep-well junction is not forward biased as
the p-well-potential perturbation is small, resulting
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Fig. 4. Overview of the physical mechanisms responsible for charge collection in triple-well NMOSFETs. [3]
in very little electron injection into the p-well from
the NMOSFET source region.
Parasitic Bipolar ActionIn a triple-well device, the electrons that are injected
into the p-well, need to find an n-doped region to go
into. This is provided by two n-doped regions, the
drain of the NMOSFET and the n-well. Thus here are
two parasitic bipolar paths in this technology. One
is the source–p-well–n-well path and the second is
the source–p-welldrain path. Both of these parasitic
transistors play a role in charge collection and the re-
sultant voltage perturbations. These parasitic bipolar
transistors are absent in dual-well technologies due
to smaller well-potential perturbations.
Charge Removal through p-well ContactFor a triple-well technology, the n-well–p-well junc-
tion is reverse-biased and this allows electrons to
drift into the n-well region. As long as the charges
are not completely removed from the p-well, it
stays at a higher potential, thereby forward biasing
the sourcep-well junction causing more and more
electrons to be injected into the p-well and collected
by the drain. Thus, the key point for faster recovery
of the system lies in the faster removal of holes from
the p-well, which is thus dependent on the size and
location of the p-well contact.
Soft-error rates for SRAMs depend on the critical charge
and the amount of charge collected by a circuit node. The
collected charge strongly depends on the charge generation and
charge removal processes. In a triple-well technology, some
of the charge deposited is confined within the p-well of the
structure. This increases the well-potential perturbations and
increases the amount of charge available for collection. Similar
effects also influence the charge collection processes in dual-
well technology, but the absence of parasitic bipolar effect
results in lower charge collection. As a result, the number
of errors in dual-well technology is typically lower than that
for triple-well technology. Also, charge confinement will yield
a higher number of multiple errors within a single p-well.
Thus, dual-well technology was assumed to be superior to
triple-well technology from a soft-error reliability point of
view. However, for advanced technology nodes with minimum
feature sizes below 130 nm, multiple-node charge collection is
expected to dominate [7]. The multiple-node charge collection
may, under some circumstances, decrease the error rate due
to a phenomenon similar to the pulse-quenching mechanisms
observed in combinational logic. This effect is discussed in
detail in the following section using 3D TCAD simulations.
III. TCAD SIMULATIONS
A mixed-mode model [8] of an SRAM cell was developed,
as shown in Figure 5. Each 3-D TCAD model contained
two NMOS transistors (or two PMOS transistors) and these
transistors were calibrated to match DC and AC electrical char-
acteristics (e.g. Id - Vd and Id - Vg curves) based on the IBM
CMOS10SF PDK. The remaining transistors in the SRAM
cell, either PMOSFETs or NMOSFETs, were represented by
compact models. The results presented here were obtained for
strikes on the NMOS transistors, but a similar analysis applies
to the PMOS transistors. The transistors were separated by the
minimum distance allowed by the design rules (for the NMOS
transistors, the separation was 180nm). The incident ions were
modeled using a Gaussian radial profile with a characteristic
1/e radius of 50 nm, and a Gaussian temporal profile with a
characteristic time of 2 ps. Simulations were carried out using
the Vanderbilt ACCRE supercomputing cluster [9]. The circuit
was simulated in an initial state with the output of inverter I1
HIGH and that for I2 LOW. This results in transistors MN1
and MP2 in the OFF state and transistors MP1 and MN2 in
the ON state. The ion was incident on (or near) the drain
region of transistor MN1, as shown in Fig 5(a). Figures 5 (b)
and (c) shows the TCAD structure of a SRAM cell before the
device was struck with an energetic particle. This is the actual
structure of the device on which the simulations were done.
As shown in Figure 6, the change in potential under the
NMOSFETs is much less in the dual-well device (substrate
potential) compared to the triple-well device (p-well potential).
The charge confinement in the p-well affects other transistors
in the p-well. Initially, the hit transistor (MN1) is OFF and
when it collects charge, the associated drain voltage changes.
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Fig. 5. Structure (a) schematic diagram (b) triple-well technology and (c)
Dual-well technology of an SRAM circuit.
This turns the NMOS transistor (MN2) in the opposite inverter
OFF, allowing it to collect charge that is still present in the
p-well as shown in Fig. 7. It shows the voltage perturbations at
both the NMOSFET drains after a single-event hit. For a low
LET particle hit (typical range of LETs: 2-15 MeV-cm2/mg),
the drain of the second NMOS transistor also shows a voltage
perturbation due to charge collection, but there is not enough
charge available for the drain voltage to recover fully to its
original voltage value.
On the other hand, for a high LET particle strike (typically
above 15 MeV-cm2/mg), the amount of charge available for
the second NMOS transistor (MN2) to collect is enough
to reverse the upset. Figure 8 shows this effect, where the
second drain voltage fully recovers to its original state. The
mechanism described above is actually two upsets in sequence
happening within a SRAM cell. Due to the single-event hit, the
first OFF NMOS transistor (MN1) collects charge and causes
an upset. This reverses the state of the NMOS transistors (ON
becomes OFF and OFF becomes ON). The OFF transistor
(MN2) collects charge now (due to charge confinement, the
Fig. 6. (a)
Fig. 7. Potential in the p-well in the (a) dual well and (b) triple-well device
0.2 ns after being struck with a particle of LET of 8 MeV-cm2/mg. Potential
under the NMOSFETs is higher in the triple-well device as compared to the
dual-well device. This shows that there is still enough charge in the well to
be collected by the OFF transistor.
p-well still has enough charge available for collection) and
causes another upset, reverting back to the original state of the
SRAM cell. As a result of this multi-node charge collection,
the overall soft-error rates for SRAM cells decrease in the case
of a triple-well process.
In dual-well devices this effect does not occur for n-hits
because the collected charge is spread over the entire substrate,
unlike the triple-well device where the charge is confined in
the p-well. For p-hits where the charge is confined within
the n-well, similar effects occur for both dual and triple-well
technologies.
In SRAMs, multiple cells are placed in the same well. If
a particle strike occurs in one of the transistors in a cell,
enough charge may be collected by the cells in the vicinity
of the struck node to upset twice, meaning that no upset will
be observed in those cells. The cells farther from the struck
node, however, may collect only enough charge to upset once.
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Fig. 8. Drain Voltage versus time in both triple well and dual well
NMOSFETs devices when the drain of NMOSFET 1 is struck with an ion of
LET 8MeV-cm 2/mg.
Fig. 9. Drain Voltages of NMOSFETs in SRAM built in triple n-well
technology when the drain is struck with an ion of LET 20 MeV-cm 2/mg.
For higher LET particles, there is a greater probability that
cells close to the strike will revert back to their original state
compared to lower LET events.
IV. IMPLICATIONS
Integrated circuits designed for space applications may get
exposed to severe environments of ionizing radiation like
heavy ions and/or protons having a very high particle LETs.
However, on ground, neutron induced soft-errors are dominant
and the LET of secondary particles (emanating from a neutron
interaction with silicon) are typically low, in the range of
2-15 MeV-cm2/mg. So, triple-well structures under Fig. 9:
Drain Voltages of NMOSFETs in SRAM built in triple n-
well technology when the drain is struck with an ion of
LET 20 MeV-cm 2/mg. particular design constraints will
show lesser soft-error rates compared to dual-well structures
for space applications and dual-well technology would show
comparatively better results on ground.
V. CONCLUSION
Transistors in a triple-well usually collect more charge
during a single event strike compared to those in a dual-well.
For high LET strikes, however, charge collection at more than
one node in a triple-well technology may restore the SRAM
cell to its original state. Thus, for high LET particle strikes
(above 15 MeV-cm2/mg in this case), the triple-well devices
do not always upset. This phenomenon may decrease the soft-
error rate in some circumstances, particularly those dominated
by heavy-ions with high LET values, thereby making it more
suitable for space environments. Dual-well technology collects
lesser amount of charge for low LET strikes and thus is more
applicable for ground based electronics.
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